## We claim:

1	1 (previously presented). A monolithically integrated vertical PIN		
2	photodiode formed in biCMOS technology and having a substantially planar		
3	surface facing the light and having a back side and anode terminals via p		
4	regions on a topside of the photodiode, wherein an i-zone of the PIN		
5	photodiode is formed by:		
6	(a) a combination of a first p epitaxial layer with a thickness of		
7	substantially 15µm at most and having a dopant concentration of less than		
8	5 * 10 <sup>14</sup> cm <sup>-3</sup> , wherein the p <sup>-</sup> epitaxial layer is located on a p substrate;		
9	(b) a slightly doped n <sup>-</sup> epitaxial layer adjacent to the first layer and		
10	having a dopant concentration in a range of substantially 10 <sup>14</sup> cm <sup>-3</sup> to 10 <sup>15</sup>		
11	cm <sup>-3</sup> , wherein the n <sup>+</sup> cathode of the PIN photodiode is incorporated into the		
12	second layer; and		
13	wherein, in lateral direction, p regions delineate the second n epitaxial		
14	layer, and in addition to the anode terminals, a further anode contact area of		
15	the PIN diode is provided at the back side.		
	2 (proviously presented). The DIN photodiade of claim 1, wherein		
1	2 (previously presented). The PIN photodiode of claim 1, wherein		
2	buried p <sup>+</sup> layers extending into the p epitaxial layer are located below the p		
3	regions which border the second n epitaxial layer in the lateral direction.		
1	3 (previously presented). The PIN photodiode of claim 1, wherein at		
2	least within the further anode contact area, acting as a back side, a silicon		
3	wafer bearing the photodiode is thinned.		
1	4 (previously presented). The PIN photodiode of claim 1 wherein the		
2	anode of the PIN photodiode is electrically contacted from the frontside only		
4	5 (original) The DIN photodiade of claim 4 wherein one or		
1	5 (original). The PIN photodiode of claim 4, wherein one or		
2	more anode terminals are formed by deep trench contacts.		

1	6 (previously presented). The PIN photodiode of claim 1, wherein the				
2	slightly doped n <sup>-</sup> epitaxial layer has a dopant concentration of approximately				
3	10 <sup>14</sup> cm <sup>-3</sup> .				
1	7 (previously presented). The PIN photodiode of claim 1, wherein the				
2	dopant concentration of the first epitaxial layer is substantially 10 <sup>+13</sup> cm <sup>-3</sup> .				
1	8 (previously presented) The PIN photodiode of claim 1, wherein the				
1	,				
2	p regions are configured as p wells in a vertical section.				
1	9 (previously presented) The PIN photodiode of claim 8, wherein the				
2	wells extend to the first.				
1	10 (previously presented). The PIN photodiode of claim 1, wherein a				
2	dopant concentration of the second layer is less than a dopant concentration				
3	of an n region in the second layer, wherein the n region forms the collector				
4	doping for contacting a cathode.				
1	11 (previously presented). The PIN photodiode of claim 1, wherein				
2	within and spaced apart from the p regions, a cathode region is provided.				
	12(withdrawn) A mothod for forming a monolithically integrated				
1	12(withdrawn). A method for forming a monolithically integrated				
2	vertical PIN photodiode according to a biCMOS technology, wherein:				
3	(i) a p <sup>+</sup> silicon wafer having a p <sup>-</sup> epitaxial layer with a maximum				
4	thickness of substantially 15µm and having a dopant concentration of				
5	approximately 10 <sup>13</sup> cm <sup>-3</sup> is used as base material;				
6	(ii) after a subsequent implementation of a buried layer a following n				
7	epitaxial layer having a dopant concentration within a range of approximately				
8	10 <sup>14</sup> cm <sup>-3</sup> is one of deposited and incorporated; and				

(iii)	thereafter, n and p wells are formed and standard following				
process steps of the technology are performed, wherein in the n <sup>-</sup> epitaxial					
layer an n <sup>+</sup> cathode of the PIN photodiode is incorporated, and in a lateral					
direction p regions delineate the n epitaxial layer and wherein in addition to					
anode terminals via the p regions of the planar topside a further anode contact					
area is formed on the back side.					

13 (withdrawn). The method of claim 12, wherein finally the silicon wafer at least within the area of the PIN diode is thinned at the back side with a protective covering formed on the front side.

14 (withdrawn). The method of claim 12, wherein the anode contact area of the back side is not particularly formed and is not electrically contacted.

15 (withdrawn). The method of claim 12, wherein the back side anode of a chip provided after dicing of the substrate can electrically be contacted by attaching the chip to a lead frame or a conductive area of a wiring board by means of a conductive adhesive, if the serial resistance is not sufficient.

16 (previously presented). A monolithically vertical PIN photodiode formed in biCMOS technology, wherein an i-zone of the PIN diode is formed by the combination of a slightly doped  $p^-$  epitaxial layer having a thickness up to substantially 15µm with a dopant concentration of less than  $5^* 10^{14} \text{ cm}^{-3}$  and being located on a highly doped  $p^+$  substrate, with a slightly doped  $p^-$  epitaxial layer formed adjacent to the  $p^-$  epitaxial layer and having a dopant concentration in the range of approximately  $10^{14} \text{ cm}^{-3}$ , as range of dopant concentration  $\leq 10^{14} \text{ cm}^{-3}$  to  $< 10^{15} \text{ cm}^{-3}$ , into which the  $p^+$  cathode of the PIN photodiode is incorporated, wherein  $p^-$  regions laterally delineate the  $p^-$  epitaxial

10	layer in lateral direction and wherein in addition to the ahode terminals a		
11	further anode contact area of the PIN diode is provided at the back side via the		
12	p well regions of the planar front side.		
1	17 (previously presented). The monolithically integrated vertical PIN		
2	photodiode of claim 16, wherein the range of dopant concentration is		
3	substantially 10 <sup>13</sup> cm <sup>-3</sup> .		
1	18 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 16, characterized in that buried p <sup>+</sup> layers extending into		
3	the p epitaxial layer are located below the p regions, which laterally delineate		
4	the n epitaxial layer in lateral direction.		
1	19 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 16, characterized in that at least within the back side		
3	anode, the silicon wafer is thinned.		
1	20 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 16, characterized in that the anode of the PIN photodiode		
3	is electrically contacted from the front side only.		
1	21 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 20, wherein one or more anode terminals are formed by		
3	deep trench contacts.		

- 22 (withdrawn) A method of forming a monolithically integrated 1 vertical PIN photodiode in biCMOS technology, wherein: 2 a p<sup>+</sup> silicon wafer having formed thereon a p<sup>-</sup> epitaxial layer with (i) 3 a thickness of approximately 15µm and having a dopant concentration of approximately 10<sup>13</sup> cm<sup>-3</sup> is used as an initial material; 5 (ii) after the subsequent implementation of the buried layer, the n 6 epitaxial layer subsequently formed according to a standard process flow is 7 deposited with a dopant concentration having about 10<sup>14</sup> cm<sup>-3</sup>; and 8 thereafter, the n and p wells are formed and all further standard (iii) 9 subsequent process steps of the technology are performed, wherein the n<sup>+</sup> 10 cathode of the PIN photodiode is incorporated into the n<sup>-</sup> epitaxial layer, 11 wherein in lateral direction p regions laterally delineate the n epitaxial layer 12 and wherein in addition to anode terminals, a further anode contact area of the 13 PIN diode is formed on the back side via the p well regions of the planar front 14 side such that said further anode contact area of the chip obtained after the 15 dicing of the substrate can be contacted by attaching the chip to a lead frame 16 or a conductive area of a wiring board by means of a conductive adhesive, to 17 support a sufficiently small serial resistance. 18 1
  - 23 (withdrawn). The method of claim 22, wherein in that in a final step the silicon wafer is thinned at the back side at least within the PIN diode with the front side being covered by a protective covering.

2

3

1

2

3

24 (withdrawn). The method of claim 22, wherein the anode contact area on the back side not particularly being formed and not electrically being contacted.

## SN 10/534,304 - Claims Response to Restriction Requirement

1	25 (previously presented).	The PIN photodiode of claim 1,	
2	wherein the p <sup>-</sup> epitaxial layer is located on a highly doped p substrate.		
1	26 (previously presented).	The PIN photodiode of claim 2,	
2	wherein the p regions are configured as p wells in a vertical section and		
3	wherein the p wells extend to the buried layer.		